ternary

this is a blog about my attempt to get a risc-III cpu
(risc-v esq ternary cpu)
to work in an attempt to proof that ternary cpus are
indeed possible